

December 2001 Revised January 2005

# FST34X2245 32-Bit Bus Switch with 25 $\Omega$ Series Resistors in Outputs

#### **General Description**

The Fairchild Switch FST34X2245 provides 32-bits of high speed CMOS TTL-compatible bus switching in a standard flow-through mode. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 32-bit switch. When  $\overline{\text{OE}}$  is LOW, the switch is ON and Port A is connected to Port B. When  $\overline{\text{OE}}$  is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

The FST34X2245 has equivalent  $25\Omega$  series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors.

#### **Features**


- $\blacksquare$  25 $\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- 32-bit version of FST32245
- Packaged in 20.5mm 80-lead package

## **Ordering Code:**


Order Number	Package Number	Package Description
FST34X2245QSPX	MQA80A	80-Lead, QVSOP, JEDEC MO-154, 0.150" Wide
FST34X2245QSPX_NL (Note 1)	MQA80A	Pb-Free 80-Lead, QVSOP, JEDEC MO-154, 0.150" Wide

Note 1: "\_NL" indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

#### **Logic Diagram**



# **Connection Diagram**



## **Pin Descriptions**

Pin Name	Description
ŌĒn	Bus Switch Enable
A <sub>n</sub>	Bus A
B <sub>n</sub>	Bus B
NC	No Connect

### **Function Table**

Input OE <sub>n</sub>	Function
L	Connect
Н	Disconnect

#### **Absolute Maximum Ratings**(Note 2)

# Recommended Operating Conditions (Note 4)

 $\begin{array}{lll} \mbox{Power Supply Operating ($V_{CC}$)} & 4.0\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage ($V_{IN}$)} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Output Voltage ($V_{OUT}$)} & 0\mbox{V to } 5.5\mbox{V} \end{array}$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Switch Control Input 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC

Free Air Operating Temperature ( $T_A$ )  $-40~^{\circ}C$  to +85  $^{\circ}C$ 

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> =	-40 °C to +	85 °C	Units	Conditions
			Min	Typ (Note 5)	Max		
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	I <sub>IN</sub> = -18 mA
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5	20	26	38	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 64 mA
	(Note 6)	4.5	20	27	40	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 30 mA
		4.5	20	28	48	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
		4.0	20	30	48	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
I <sub>CC</sub>	Quiescent Supply Current (Note 7)	5.5			3	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One Input at 3.4V
	(Note 8)						Other Inputs at V <sub>CC</sub> or GND

Note 5: Typical values are at  $V_{CC} = 5.0 V$  and  $T_A = +25 \, ^{\circ} C$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 7: Per  $V_{CC}$  pin.

Note 8: Per TTL input, control pins only.

### **AC Electrical Characteristics**

0	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = $500\Omega$				Unite	O and distance	Figure
Symbol		V <sub>CC</sub> = 4.5 - 5.5V		V <sub>CC</sub> = 4.0V		Units	Conditions	Number
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus (Note 9)		1.25		1.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	5.9		6.4	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	6.0		5.7	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 1, 2


Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

## Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	V <sub>CC</sub> = 5.0V
C <sub>I/O</sub>	Input/Output Capacitance	5		pF	$V_{CC}$ , $\overline{OE} = 5.0V$

Note 10: T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

## **AC Loading and Waveforms**



Note: Input driven by 50  $\Omega$  source terminated in 50  $\Omega$  Note: C\_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz  $t_W = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit




FIGURE 2. AC Waveforms

#### Physical Dimensions inches (millimeters) unless otherwise noted (19.5)20.4-20.6 Α (0.385)6.20 5.80 (7.16) (3.7) △ 0.2 C B A ÁIN ONE **TOP VIEW IDENTIFIER** -(0.35)LAND PATTERN RECOMMENDATION DETAIL A 1.75 1.45 \_\_\_\_0.10₩ C 80X \_2.00MAX -10°±5 **END VIEW** -0.34 x45° **♦**.08**%** C A B 80X SIDE VIEW R0.09 Min-LANE 0.25 R0.09 Min NOTES: SEATING 0.50 - 0.75PLANE A. THIS PACKAGE CONFORMS TO JEDEC MO-154 VERSION BC **-**(1.05)-**DETAIL A** B. ALL DIMENSIONS IN MILLIMETERS C. DRAWING CONFORMS TO ASME Y14.5M-1994 D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

80-Lead, QVSOP, JEDEC MO-154, 0.150" Wide Package Number MQA80A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

MQA80AREVA

www.fairchildsemi.com